

Delay analysis of mixed CNT bundles as global interconnect for nanotechnology nodes

Gurleen Dhillon, Karmjit Singh Sandha¹

This paper presents modeling of high current capability of mixed carbon nanotube (CNT) bundle interconnects depending upon the type of constituent CNT materials and their orientations. With different arrangements, one category of novel mixed CNT bundles formed by the combination of multi-walled/multi-shell CNT and double-shell CNT bundles (MDCB) are proposed and compared with the mixed CNT bundles (MSCB) formed with multi-shell CNT and single-walled CNT bundles. A time-domain analysis is performed for these structures to analyse the effect of delay and power dissipation. It has also been observed that MDCB structures give better performance ($\approx 30\%$) than MSCB structures in terms of power-delay product at the global length of interconnect for nano-regime technology nodes. Also, MDCB structure formed by placing multi-walled CNTs along the periphery and double-walled CNTs in the centre of structure yields the best result against all proposed mixed CNT bundled structures and can be employed for future interconnect applications.

Keywords: carbon nanotube (CNT), single-walled CNT (SWCNT), multi-walled CNT (MWCNT), double-walled CNT (DWCNT), multi-walled and double-wall CNT bundles (MDCB), multi-walled and single-wall CNT bundles (MSCB), power-delay product (PDP), mean-free path (MFP)

1 Introduction

Earlier, gate delays monopolized interconnect delay but at nano-regime nodes, the study of interconnect is becoming very important due to associated parasitic such as capacitances and inductances which play a crucial role in determining circuit's performance. On the basis of length, interconnects can be distinguished into local, intermediate and global interconnects [1]. The local interconnect links localized nodes and is of shorter length, intermediate interconnects work for intermediate length and the global interconnects are the longest in length that is used to connect many nodes on the chip like for clock lines or ground.

With the increased pace of scaling of integrated circuits, copper showed an increase in resistance and there is a need to introduce an alternative material like carbon nanotube (CNT) to give outstanding performance beyond 45nm technology node to overcome reliability concerns of metallic interconnects [2-4]. This led to finding a suitable interconnect material for future scaled nodes. Carbon nanotubes (CNTs) have attracted the VLSI industry due to remarkable unique properties like good current carrying capability, good thermal stability and mechanical strength. CNTs are developed in a cylindrical shape by rolling up graphene sheets. Depending upon the direction of the rolled graphene sheet, chiral indices (n,m) decides the structure of CNT. For $n=m$, CNT exhibits armchair structure and for n or $m=0$, CNT can exhibit zigzag structure [5]. For the case (where i is an integer), $n-m=3i$ armchair CNTs are metallic in nature and on the other side, zigzag CNTs can be metallic or semiconduct-

ing in nature. Preferably, metallic CNTs are useful for interconnect applications. Depending upon the chirality, nanotubes can be metallic or semiconducting in nature. CNTs can be fabricated through CVD, arc-discharge or laser ablation methods. When a single sheet of graphene is rolled, single-walled CNT (SWCNT) is formed and when multiple sheets are rolled up with a common centre, CNT with many walls *ie*, MWCNT is formed [6]. Double-walled CNT (DWCNT) is a special and unique kind of MWCNT in which only two sheets are rolled up concentrically. Bundled CNT structure is developed by placing the number of CNTs together and helps to aid high resistance. Due to excellent properties, CNTs have occupied a special place in the areas of nanoelectronics, material science, and optics, biological and mechanical fields. Especially in the field of electronics, CNTs are employed as energy conversion devices, energy storage devices, nanometre semiconductor transistors, electrostatic discharge (ESD) protection, nano-electromechanical systems (NEMS), as passives and interconnects.

Copper faced certain issues like electromigration and surface-scattering beyond 45 nm technology node. Different comparisons have been made between copper and different types of CNTs that concluded that CNTs can easily outperform copper at global lengths in terms of the propagation delay of the interconnect [1,2]. Significant work on different parameters like length, diameter and temperature has been done in the literature on SWCNTs and MWCNTs to determine their performance [7-10]. Work has been done on mixed CNT bundle interconnects comprising of MWCNTs and SWCNTs formed with the help of equivalent single conductor (ESC) models of MWCNTs

¹Electronics and Communication Engineering Department, Thapar Institute of Engineering and Technology, Patiala, Punjab, India, er.gurleendhillon28@gmail.com




Fig. 1. Hierarchical model of mixed bundled CNT structure




Fig. 2. Electrical equivalent circuit of mixed CNT interconnect

and SWCNTs. It has been observed that the mixed bundle interconnect parasitic gets better by maximizing the width and diameter of CNTs [11-18]. Little work has been done on analysing delay considering the consequences of crosstalk of mixed CNT structures [19, 20]. It has been concluded that this mixed CNT bundle interconnect gives

better performance than only MWCNTs and only SWCNTs bundled structure. But still, not much work is done on the mixed CNT bundle formed with MWCNT and DWCNT. This research paper introduces the modelling of different types of mixed CNT bundle structures. Depending upon the arrangements of MWCNTs, SWCNTs and DWCNTs, different structures of mixed CNT bundle structures are proposed. Performance of the latest mixed CNT bundle *ie*, MDCB structures is compared with MSCB structures considering the effect of temperature at three nano-regime technology nodes.

The layout of this research paper is described as follows. Section 2 proposes a description of the formation of different types of mixed CNT bundle structures. Different types of MDCB and MSCB structures are formed by changing different positions of constituent CNT materials. Section 3 presents the simulation setup used for the time domain analysis of mixed CNT bundle structures. Section 4 presents the detail of simulation results in terms of interconnects delay, the power dissipated and PDP. The values obtained from simulation are compared for all mixed CNT bundle structures. Finally, section 5 draws the conclusion of this paper.

2 Mixed CNT bundle structures

The hierarchical and electrical equivalent complicated structure of different mixed CNT bundle structures is formed with the help of equivalent single conductor models of different types of constituents *ie*, MWCNTs, DWCNTs and SWCNTs as shown in Fig. 1 and Fig. 2 below [11,12].




Fig. 3. Different types of Mixed CNT Bundled structures




Fig. 4. (a) – the physical structure of CNT, and (b) – electrical equivalent structure of SWCNT

With different arrangements of the constituent CNTs, various types of mixed CNT bundled structures are developed as shown in Fig. 3.

The optical absorption and emission give rise to scattering which further plays an important role in determining mean free paths (MFP) of carbon nanotubes. At the low-temperature range, acoustic scattering in CNTs is given by

$$\lambda_A = \lambda_{A,300} \frac{300}{T}, \quad (1)$$

where $\lambda_{A,300}$ is nearly 1600 nm. Electrons are agglomerated by the electric field and attain sufficient kinetic energy to reach the optical phonon state at higher temperatures [8]. The optical phonon occupation is expressed by, [7].

$$N_O(T) = \left[\exp(h\Omega/k_B T) - 1 \right]^{-1}, \quad (2)$$

where k_B is the Boltzmann constant and $h\Omega = 0.16 - 0.2$ eV. The optical absorption length with $\lambda_{O,300} = 15$ nm is

$$\lambda_{OA}(T) = \lambda_{O,300} \frac{N_O(300) + 1}{N_O(T)}. \quad (3)$$

Beyond the threshold level, after getting more energy, electrons cause inelastic optical field emission

$$\lambda_{OE}^F(T) = \frac{h\Omega_O - k_B T}{qV/L} + \lambda_{O,300} \frac{N_O(300) + 1}{N_O(T) + 1}. \quad (4)$$

Electrons travel certain distance before emitting phonons gives optical field absorption and is expressed by

$$\lambda_{OE}^A(T) = \lambda_{OA}(T) + \lambda_{O,300} \frac{N_O(300) + 1}{N_O(T) + 1}. \quad (5)$$

The sum of optical field emission and absorption gives the net optical inelastic emission

$$\lambda_{OE} = \left[\frac{1}{\lambda_{OE}^F} + \frac{1}{\lambda_{OE}^A} \right]^{-1}. \quad (6)$$

The sum of elastic acoustic scattering λ_A , inelastic optical emission λ_{OE} and inelastic absorption scattering λ_{OA} gives the final temperature-dependent effective mean free path

$$\lambda_{\text{eff}} = \left[\frac{1}{\lambda_A} + \frac{1}{\lambda_{OE}} + \frac{1}{\lambda_{OA}} \right]^{-1}.$$

2.1 Single-walled CNT bundle as interconnect

With diameter of SWCNT d_s and the height of SWCNT from the centre when placed over the ground plane as y_1 , the physical structure of single-walled CNT is shown in Fig. 4(a). The equivalent circuit diagram employed to determine its impedance parameters for its performance as an interconnect material is shown in Fig. 4(b).

The resistance of isolated SWCNT is about 6.45 k Ω . The imperfect metal-CNT contacts introduce contact resistance which depends upon the growing process and is neglected in this paper. The scattering resistance R_s is encountered if the tube length (L) becomes more than MFP (L_0), and shows an increase with the increase in the length of CNT. The quantum resistance R_q is equally distributed between the two end contacts, hence the resistance R_B of n bundled SWCNT interconnect is calculated as

$$R_s = R_q \frac{L}{L_0}, \quad R_q = \frac{h}{4e^2}, \quad R_B = \frac{h}{4e^2} \frac{L}{n}, \quad (7)$$

with h being the Planck's constant and e being electron charge, [5].

The disadvantage of large value of resistance (7 k – 100 k Ω) of isolated SWCNT is fought by forming a dense bundle of CNTs by packing and placing identical single-walled carbon nanotubes in parallel fashion [17].

Nanotube stores a certain charge when it is placed at a distance from the ground, [6], exhibiting the electrostatic capacitance C_e . The electrostatic energy stored when current flows in the nanotube results in effective quantum capacitance C_q to get the effective bundle capacitance C_B

$$C_e = \frac{2\pi\epsilon}{\ln \frac{y_1}{d_s}}, \quad C_q = \frac{8e^2}{hv_F}, \quad C_B = \frac{C_{es}C_{qs}}{C_{es} + C_{qs}}, \quad (8)$$

where, v_F is the Fermi velocity of electrons in CNT, and we consider four such channels.

The magnetic energy due to the flow of current in the nanotube gives magnetic inductance L_m , and the stored kinetic energy in each channel of the nanotube carrying current contributes to the kinetic inductance L_k , while the parallel addition of n isolated CNTs yields total L_B inductance of a bundle

$$L_m = \frac{\mu}{2\pi} \ln \frac{y_1}{d_s}, \quad L_k = \frac{h}{2e^2 v_F}, \quad L_B = \frac{L_m + L_k}{n}, \quad (9)$$

where μ is the magnetic permeability of free space.




Fig. 5. (a) – Physical structure of MWCNT, and (b) – electrical circuit of MWCNT interconnect




Fig. 6. (a) – Physical structure of MWCNT, and (b) – RLC circuit of the proposed DWCNT interconnect




Fig. 7. Set-up used for simulation

2.2 Multi-walled CNT bundle as interconnect

MWCNT, as shown in Fig. 5(a), is formed by placing concentric hollow shells of graphene at a height h_m above the ground from the centre [18].

The diameter of the exterior most and interior shell is taken as D_{\max} and D_{\min} . The equivalent RLC circuit of MWCNT is viewed in Fig. 5(b). The number of shells p and the diameter of each shell can be determined as

$$p = 1 + \frac{D_{\max} - D_{\min}/2}{2\delta}, \quad D_i = D(2\delta[i - 1])_{\max}. \quad (10)$$

The value of i ranges from 1 to p . The number of conducting channels can be expressed by

$$N_i = aD_i + b, \quad (11)$$

these values are $a = 0.0612 \text{ nm}^{-1}$ and $b = 0.425$. Each shell of the MWCNT has different diameters as given by

equation and each conducting channel in a shell has different temperature-dependent MFPs [16]. The net resistance of the MWCNT is given by

$$R = R_c + R_{qi} + R_{si} = \frac{1}{n} \left[R_c + \frac{h}{4e^2} \left(1 + \frac{L}{\lambda_{\text{eff}}} \right) \right]. \quad (12)$$

The magnetic inductance of each MWCNT shell can be expressed as

$$L_{mi} = \frac{\mu}{2\pi} \cosh^{-1} \frac{2h_m}{D_i}, \quad (13)$$

while the kinetic inductance is $L_{ki} = L_k$.

The electrostatic capacitance of the MWCNT structure is $C_{ei} = C_e$ and $C_{qi} = C_q$.

Each shell of MWCNT possesses a different potential, therefore shell to shell capacitive coupling is

$$C_{si} = \frac{2\pi\epsilon}{\ln \frac{D_{i+1}}{D_i}}. \quad (14)$$




Fig. 8. Temperature-dependent propagation delay in ns for MSCB and MDCB bundle structures at different technology nodes: (a) – 32 nm, (b) – 22 nm, and (c) – 16 nm




Fig. 9. Temperature-dependent power dissipation in mW for MSCB and MDCB bundle structures at different technology nodes: (a) – 32 nm, (b) – 22 nm, and (c) – 16 nm

2.3 Double-walled CNT bundle as interconnect

The physical structural diagram and equivalent electrical circuit of DWCNT are shown in Fig. 6. Compared to SWCNT, DWCNT gives the lesser value of resistance due to the parallel sum of the inner and outer shell, [20].

The input is taken as a pulsed waveform and 1 pF capacitor is acting as the load for the simulation of 1000 μm interconnects length. The aspect ratio of the transistors is assumed as 60. The time consumed by the waveform to reach 90% of its maximum amplitude is called rise time, and the time utilized by the waveform to drop to its 10% value is defined as fall time. Transient analysis is done to estimate the performance *ie* delay, the power dissipated and PDP of the circuit.

3 Circuit diagram

This section presents the distributed circuit diagram in Fig. 7 having CMOS driver and is employed for the transient analysis of mixed CNT bundled interconnects.

The input is taken as a pulsed waveform and 1 pF capacitor is acting as the load for the simulation of 1000 μm interconnects length. The aspect ratio of the transistors is assumed as 60. The time consumed by the waveform to reach 90% of its maximum amplitude is called rise time, and the time utilized by the waveform to drop to its 10% value is defined as fall time. Transient analysis is done to estimate the performance *ie* delay, the power dissipated and PDP of the circuit.

4 Results

SPICE simulations to analyse propagation delay, the power dissipated and PDP of the circuit are performed on tanner tool for global interconnect length of $1000 \mu\text{m}$ using ITRS technology parameters [23,24]. Fig. 8 shows propagation delay of various mixed CNT bundle structures at the temperature range from 200-500K for 32 nm, 22 nm and 16 nm technology, respectively. The delay of the circuit shows an increase with the rise in temperature due to scattering and decreased MFP of the electrons. It is evident from the results that MDCB structures formed with MWCNT and DWCNT yield lesser delay than MSCB structures. Also, MDCB I structure formed with MWCNT on the periphery and DWCNT at the centre of the structure (which helps in providing good conductivity due to double-shell structure) gives the least delay among all MDCB and MSCB structures at all nano regime technology nodes.

It has been observed that delay tends to double itself for mixed bundles while switching from 32 nm to 2 nm to 16 nm technology node. This trend further enhances at higher temperature range due to abrupt increase in temperature dependent resistance and decrease in effective mean free path of electrons. Fig. 9 shows the power dissipation of the circuit for different MDCB and MSCB structures for $1000 \mu\text{m}$ interconnect length at an elevated temperature range from 200-500K for 32 nm, 22 nm and 16 nm technology nodes, respectively.

Due to the negligible effect of change in temperature on capacitance, because of the dominance of inter-shell capacitance over temperature dependent capacitance, the electrostatic capacitance of outer most shell of CNT with ground plays a very important role. So, the structures formed by placing MWCNT at the peripheral boundary shows the least capacitive effect, therefore minimum

power dissipation in the circuit. Power parameter shows almost constant relation with temperature. Also, DWCNTs give less capacitance than SWCNTs. As a result, MDCB structures yields less power than MSCBs. However, on comparing all mixed CNT structures, the MDCB I structure offers minimum power dissipation for all three technology nodes due to decreased capacitance offered by MWCNTs placed on the edges of bundle. The net performance of interconnect is determined by studying values of the figure of merit, *ie* a power-delay product that combines and considers the effect of both power and delay parameters in one parameter. It is analysed from Fig. 10 that the MDCB I structure yields the lowest PDP value among all eight mixed bundled structures for $1000 \mu\text{m}$, thus giving excellent performance and making its appropriate place in VLSI industry.

It is clearly observed from the temperature-dependent simulated results of global interconnect length at different technologies that MDCB structures give fairly good performance with regard to delay, power dissipation and PDP than MSCB structures attributable to the presence of DWCNT with double-layer structure thereby yielding better conductivity than SWCNT. Also, among all mixed CNT bundle structures mentioned in this paper, MDCB I structure formed by placing DWCNT in the centre and MWCNT along the peripheral edge gives the least delay, power dissipation and PDP. So, MDCB I structure can possibly be used as VLSI interconnect material for global lengths at future generation nodes.

5 Conclusion

A range of novel and different types of mixed CNT bundles are developed using MWCNT, SWCNT and




Fig. 10. Temperature-dependent PDP in mW ns for MSCB and MDCB bundle structures at different technology nodes: (a) – 32 nm, (b) – 22 nm, and (c) – 16 nm

DWCNT. Their electrical equivalent RLC models are simulated over a temperature range from 200-500 K.

The performance of all the proposed structures for interconnect applications is compared on the basis of parameters like delay, the power dissipated in the circuit and power-delay product (PDP) for 1000 μ m interconnect length. MDCB structures overrule all MSCB structures at all temperatures and at every technology node for all the parameters because of the presence of double-shelled CNT *ie* DWCNT instead of SWCNT in the mixed bundle along with MWCNT which gives better parasitic results. Also, it has been observed that MDCB I interconnect structure in which MWCNTs are planted along the outer edge and DWCNTs are put at the centre of the structure yielded the unbeatable performance against all eight structures for nano-regime technology nodes.

REFERENCES

- [1] A. Naeemi, R. Sarvari, and J. D. Meindl, "Performance comparison between carbon nanotube and copper interconnects for gas-scale integration (GSI)", *IEEE Electron Device Letter*, vol. 26, no. 2, pp. 8486, 2005.
- [2] W. Steinhogel, G. Schindler, G. Steinlesberger, M. Traving, and M. Engelhardt, "Comprehensive study of the resistivity of copper wires with lateral dimensions of 100 nm and smaller", *Journal of Applied Physics*, vol. 97, no. 2, pp. 023706 (17), 2005.
- [3] B. Q. Wei, R. Vajtai, and P. M. Ajayan, "Reliability and current carrying capacity of carbon nanotubes", *Applied Physics Letters*, vol. 79, no. 8, pp. 11721174, 2001.
- [4] F. Kreupl, A. P. Graham, G. S. Duesberg, W. Steinhogel, M. Liebau, E. Unger, and W. Honlein, "Carbon nanotubes in interconnect applications", *Microelectronics Engineering*, vol. 64, no. (1-4), pp. 399408, 2002.
- [5] P. L. McEuen, M. S. Fuhrer, and H. Park, "Single-walled carbon nanotube electronics", *IEEE Transactions on Nanotechnology*, vol. 99, no. 1, pp. 7885, 2002.
- [6] M. K. Rai and S. Sarkar, "Influence of tube diameter on carbon nanotube interconnect delay and power output", *Physica Status Solidi A*, vol. 208, no. 3, pp. 735739, 2011.
- [7] E. Pop, D. A. Mann, K. E. Goodson, and H. Dai, "Electrical and thermal transport in metallic single-wall carbon nanotubes on insulating substrates", *Journal of Applied Physics*, vol. 101, no. 9, pp. 093710 (1-10), 2007.
- [8] A. Hosseini and V. Shabro, "Thermally-aware modeling and performance evaluation for single-walled carbon nanotube-based interconnects for future high performance integrated circuits", *Microelectronics Engineering*, vol. 87, no. 10, pp. 19551962, 2010.
- [9] M. K. Rai and S. Sarkar, "Temperature-dependent crosstalk analysis in coupled single-walled carbon nanotube (SWCNT) bundle interconnects", *International Journal of Circuit Theory and Applications*, vol. 43, no. 10, pp. 13671378, 2015.
- [10] J. Y. Park, S. Rosenblatt, Y. Yaish, V. Sazonova, H. Ustunel, S. Braig, T. A. Arias, P. W. Brouwer, and P. L. McEuen, "Electron-phonon scattering in metallic single-walled carbon nanotubes", *Nano Letters*, vol. 4, no. 3, pp. 517520, 2004.
- [11] P. U. Sathyakam and P. S. Mallick, "Transient analysis of mixed carbon nanotube bundle interconnects", *Electronic Letters*, vol. 47, no. 20, pp. 11341136, 2011.
- [12] M. K. Majumder, N. D. Pandya, B. K. Kaushik, and S. K. Manhas, "Dynamic crosstalk effect in mixed CNT bundle interconnect", *Electronic Letters*, vol. 48, no. 7, pp. 384385, 2012.
- [13] B. K. Kaushik and S. Sarkar, "Crosstalk analysis for a CMOS gate driven inductively and capacitively coupled interconnects", *Microelectronics Journal*, vol. 39, no. 12, pp. 18341842, 2008.
- [14] K. S. Sandha and S. Sharma, "Performance and analysis of different mixed-MWCNT structures as VLSI interconnects for nano-electronics IC design", *Journal of Nanoelectronics and Optoelectronics*, vol. 13, no. 3, pp. 357-367, 2018.
- [15] S. Haruehanroengra and W. Wang, "Analyzing conductance of mixed carbon-nanotube bundles for interconnect applications", *IEEE Electron Device Letters*, vol. 28, no. 8, pp. 756759, 2007.
- [16] K. S. Sandha and A. Thakur, "Comparative analysis of mixed CNTs and MWCNTs as VLSI interconnects for deep sub-micron technology nodes", *Journal of Electronic Materials*, vol. 48, no. 4, pp. 2543-2554, 2019.
- [17] P. J. Burke, "Luttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes", *IEEE Transactions on Nanotechnology*, vol. 99, no. 3, pp. 129144, 2002.
- [18] H. Li, W. Y. Yin, K. Banerjee, and J. F. Mao, "Circuit modeling and performance analysis of multi-walled carbon nanotube interconnects", *IEEE Transactions on Electron Devices*, vol. 55, no. 6, pp. 13281337, 2008.
- [19] D. Das and H. Rahaman, "Analysis of crosstalk in single-and multiwall carbon nanotube interconnects and its impact on gate oxide reliability", *IEEE Transactions on Nanotechnology*, vol. 10, no. 6, pp. 13621370, 2011.
- [20] S. N. Pu, W. Y. Yin, J. F. Mao, and J. F. Liu, "Crosstalk prediction of single-and double-walled carbon-nanotube (SWCNT/DWCNT) bundle interconnects", *IEEE Transactions on Electron Devices*, vol. 56, no. 4, pp. 560568, 2009.
- [21] A. B. Amin and M. S. Ullah, "Mathematical framework of tetramorphic MWCNT configuration for VLSI interconnect", *IEEE Transactions on Nanotechnology*, vol. 19, pp. 749-759, 2020.
- [22] A. B. Amin, S. M. Shakil, and M. S. Ullah, "A Theoretical Modeling of Adaptive Mixed CNT Bundles for High-Speed VLSI Interconnect Design", *Crystals*, vol. 12, no. 2, p. 186, 2022.
- [23] "Semiconductor Industry Association, International Technology Roadmap for Semiconductors", (ITRS), <http://www.itrs.net/>, accessed 14 September 2022.
- [24] "Predictive Technology Model (PTM)", <http://www.eas.asu.edu/ptm/>, accessed 11 October 2022.

Received 21 January 2023

Gurleen Dhillon received BTech in Electronics & Communication Engineering from Mody University, Lakshmanagarh in 2012 and MTech in VLSI Design from Thapar Institute of Engineering and Technology, Patiala in 2014. She is doing PhD degree in VLSI interconnect from Thapar Institute of Engineering & Technology deemed to be University, Patiala, India. She is presently working in the field of Carbon nanotubes with SWCNT, MWCNT, DWCNT and Mixed CNT bundles as VLSI interconnect. She has published various research papers in SCI/Scopus journals and in conferences held in India.

Karmjit Singh Sandha received BE and MTech in Electronics and Communication Engineering in 1999 and 2007 respectively. He received PhD degrees in MWCNT based VLSI Interconnects from Thapar University, Patiala, India in 2015. He has been working as Assistant Professor in the Department of Electronics and Communication Engineering of TIET, Patiala, India since 2009. He is actively working in the field of Carbon Nanotubes (SWCNT and MWCNT bundle), Graphene and its applications as VLSI interconnects at nanometre technologies. He is supervising PhD and MTech students in the same field for their research work. He has published many research articles in SCI/SCIE/SCOPUS indexed peer reviewed journals and in International/National Conferences held in India and abroad.