CAPACITANCE ANALYSIS OF THE STRUCTURES WITH THE a–Si:H(i)/c–Si(p) HETEROJUNCTION FOR SOLAR–CELL APPLICATIONS

Miroslav Mikolášek ∗ — Ján Jakabovič ∗ — Vlastimil Řeháček ∗
Ladislav Harmatha ∗ — Robert Andok **

In this paper we present the capacitance study of the intrinsic amorphous silicon/crystalline silicon heterostructure with the aim to gain insight on the heterointerface properties of a passivated silicon heterojunction solar cell. It is shown that due to the high density of defect states in the amorphous layer the structure has to be analyzed as a heterojunction. Using the analysis, the following values have been determined: conduction-band offset of 0.13 eV, electron affinity of 3.92 eV, and density of defect states in the intrinsic amorphous silicon being that of \(4.14 \times 10^{13} \text{m}^{-3}\).

**Key words:** capacitance-voltage measurements, aSi:H(i)/c-Si(p) heterojunction, Si heterojunction solar cells

1 INTRODUCTION

The concept of solar cells with amorphous and crystalline silicon (a-Si:H/c-Si) heterojunction was first time proposed by Fuhs et al in 1974 [1], and first time fabricated in the group of Hamakawa et al [2], in 1985. Since then a number of laboratories have been formed which were involved in the development of this solar-cells technology. The main research motivation is the potential of high efficiency volume cells and their low production costs, typical for the thin-film cells technology.

The absorption layer of such cells is a thin silicon substrate, making it possible to achieve high efficiency and stability during illumination. The emitter is prepared by deposition of amorphous silicon at temperatures around 200 °C resulting in cost savings in production. An important assumption for high efficiency of a solar cell with an a-Si:H/c-Si heterojunction is a good interface with a low concentration of surface states. For the purpose of reducing the surface states, a thin layer of intrinsic amorphous silicon (a-Si:H(i)) which acts as the passivation, is deposited on the surface. The potential of this technology has been best utilized by the SANYO company which, using their solar cell technology with the a-Si:H/c-Si heterojunction called HIT (Heterojunction with Intrinsic Thin layer), achieved record-breaking efficiency of 24.7% [3]. However, despite the commercialization of this solar-cells technology, the physical principle of the processes on the heterojunction is still insufficiently understood. It is necessary to focus on the a-Si:H/c-Si heterojunction and learn to analyze it by diagnostic techniques. By introducing an intrinsic intermediate layer of amorphous silicon, an a-Si:H(n)/a-Si:H(i)/c-Si(p) structure is obtained. To understand the processes at the a-Si:H/c-Si heterojunction and their modelling, it is also necessary to observe both the properties of the a-Si:H(i)/c-Si(p) interface as well as the properties of the intrinsic amorphous silicon of such a structure.

2 EXPERIMENTAL

In order to examine the a-Si:H(i)/c-Si(p) interface, a-Si:H(i)/c-Si(p) heterostructures have been prepared. Using the PECVD technique, a 950 nm thick layer of intrinsic amorphous silicon was deposited onto the crystalline silicon substrate of 525 μm thickness, with ⟨111⟩ orientation, p-type dotation and impurity concentration of 1.6 × 10^{21} \text{m}^{-3} (measured by a four-point probe). Before depositing the amorphous silicon, the silicon substrate was cleansed in diluted hydrofluoric acid (HF). The amorphous silicon was prepared at the Laboratory of photovoltaic materials and devices, TU Delft – Dimes, Netherlands. A full-area aluminum contact of 120 nm thickness was evaporated on the back side of the crystalline silicon. The gates of the structures with 500 × 500 μm dimensions were prepared using standard photolithography, followed by lift-off patterning of the evaporated 120 nm thick aluminum layer.

The \(C–V\) diagnostics of the a-Si:H(i)/c-Si(p) heterostructure has been realized at room temperature in the dark by using the Agilent LCR Meter 4284A operated by the CV Measure service program. The current-voltage measurements have been made at room temperature in the dark by using the Keithley 237 equipment operated by the DCATS software.

2.1 Capacitance-voltage measurements

The studied Al/a-Si:H(i)/c-Si(p)/Al heterostructure with 950 nm thick intrinsic amorphous silicon is com-
Fig. 1. (a) – typical measured C-V curve of the test a-Si:H(i)/c-Si(p) heterostructure, (b) – \(1/C^2-V\) dependence of the a-Si:H(i)/c-Si(p) heterostructure. Abnormality of the \(C-V\) curve of the investigated MOS structure can be observed in both graphs.

Fig. 2. Leakage currents measured on the a-Si:H(i)/c-Si(p) heterostructure. Due to high leakages it is not possible to investigate this structure as an MOS structure.

**Fig. 3.** Energy band diagram of the a-Si:H(i)/c-Si(p) heterostructure at reverse bias voltage. Grey colour indicates defect states located under the Fermi level which act as donor states.

positionally close to an MOS structure with imperfect high-\(\kappa\) dielectric. Based on the resistance of the intrinsic amorphous silicon, which is of the order of \(\rho_{a-Si:H} = 10^9 \Omega \text{cm}\), we get the dielectric relaxation time of \(t_{\text{dielectric}} = \frac{10^3}{2\pi f_{AC}}\), and the frequency defined by \(1/2\pi t_{\text{dielectric}}\) equal to 100 Hz. Based on this we may consider the intrinsic amorphous silicon as a dielectric material for \(C-V\) measurements with the AC frequency of the measured signal greater than the given frequency. Therefore, we first considered the given structure as an MOS structure. Looking at the \(C-V\) curve of the testing heterostructure a-Si:H(i)/c-Si(p) sample measured by the AC signal with the frequency of 1 MHz (Fig. 1a), we observe deviations compared to the projected \(C-V\) dependence of an MOS structure with a gate dielectric. Firstly, it is an atypically sharp change of the \(C-V\) curve in its transition to the accumulation regime. Also, in the deep depletion regime we did not register any hysteresis, a condition for the strong inversion regime. When this \(C-V\) curve is redrawn into the \(1/C^2-V\) form, we observe its nonlinear behaviour which prevents us from analyzing it as an MOS structure (Fig. 1b). The reason for this atypical behaviour of the \(C-V\) curve is the presence of the intrinsic amorphous silicon acting as an oxide layer of such MOS structure, forming in this case an imperfect dielectric with a high density of defect states.

Moreover, the amorphous silicon used as a dielectric layer causes large leakage currents (Fig. 2). Amorphous silicon contains a significant amount of defect states which can be charged and discharged. Consequently, the space-charge region (SCR) spreads also into the amorphous silicon and the MOS structure in this case acts as a heterostructure. In this regard it is more suitable to analyze the examined structure in terms of a heterostructure. In the case of a heterostructure it is assumed that when reverse bias voltage is applied, the SCR would spread into the crystalline and amorphous silicon. On the side of the crystalline silicon the space charge in the SCR is formed by negatively charged ionized acceptors with the concentration equal to that of the impurities. To meet the assumption that the structure will behave as an \(np\) heterostructure, it is necessary that the SCR on the side of the amorphous silicon is negatively charged. The origin of this charge may be explained by the existence of a large number of defect states in the forbidden gap of
3 RESULTS AND DISCUSSION

3.1 Determination of defect states density in the a-Si:H(i)

When analyzing the $C–V$ curves and considering the heterojunction character of a-Si:H(i)/c-Si(p) structures, it is necessary to come out from the Anderson’s model for heterojunctions [6], thanks to which one can determine (except the conduction band offset of the a-Si:H(i)/c-Si(p) heterojunction) also the density of defect states in the middle of the band gap of the intrinsic amorphous silicon, [7].

As shown in Fig. 1b, the $1/C^2–V$-Voltage curve does not have a linear behaviour; that is why it is not possible to analyze it by the line approximation. For the needs of the $C–V$ measurement analysis, it is necessary first to express the width of the SCR as a function of voltage. For the SCR on the side of the crystalline silicon we may write

$$W_{c-Si} = \frac{2E_0^{c-Si}}{qN_A} \left( V_c^{c-Si} - V_a^{c-Si} \right)^{1/2},$$

(2)

and on the side of the amorphous silicon

$$W_{a-Si:H} = \frac{2E_0^{a-Si:H}}{qN_I} \left( V_D^{c-Si} - V_a^{a-Si:H} \right)^{1/2},$$

(3)

where $V_c^{c-Si}$ and $V_a^{c-Si}$ are diffusion voltages in crystalline and amorphous silicon, while $V_c^{c-Si}$ and $V_a^{a-Si:H}$ are drops of potential at the SCR on the side of the crystalline and amorphous silicon, respectively. At the same time it may be written

$$qN_A W_{c-Si} = qN_I W_{a-Si:H}.$$

(4)
The total measured capacitance of the structure is expressed by
\[ \frac{1}{C} = \frac{1}{C_{\text{c-Si}}} + \frac{1}{C_{\text{a-Si:H}}}. \] (5)

With respect to the dielectric relaxation time of the crystalline silicon being in the order of \(10^{-15}\) s, the capacitance on the side of the crystalline silicon, \(C_{\text{c-Si}}\), is expressed as
\[ C_{\text{c-Si}} = \frac{\varepsilon_{\text{c-Si}}\varepsilon_0}{W_{\text{c-Si}}}. \] (6)

Amorphous silicon can be considered as dielectric, so the capacitance on the side of the amorphous silicon may be expressed as
\[ C_{\text{a-Si:H}} = \frac{\varepsilon_{\text{a-Si:H}}\varepsilon_0}{d_{\text{a-Si:H}}}, \] (7)

where \(d_{\text{a-Si:H}}\) is the thickness of the intrinsic amorphous silicon. From the Equations (2), (3) and (4) we may subsequently write
\[ \frac{V_{\text{c-Si}} - V_{\text{a-Si:H}}}{V_{\text{a-Si:H}} - V_{\text{a-Si}}} = \frac{\varepsilon_{\text{a-Si:H}}\varepsilon_0N_1}{\varepsilon_{\text{a-Si:H}}\varepsilon_0N_A}, \] (8)

and for the width of the SCR in the region of the crystalline silicon we may (using (2), (5), (6) and (8)) express the formula for the width of the depletion region on the side of the crystalline silicon
\[ W_{\text{c-Si}} = \left( \frac{\varepsilon_{\text{c-Si}}\varepsilon_0}{C_{\text{c-Si}}} \right)^2 = \frac{2\varepsilon_0^2\varepsilon_{\text{a-Si:H}}}{qN_A(N_A\varepsilon_0\varepsilon_{\text{c-Si}} + N_1\varepsilon_0\varepsilon_{\text{a-Si:H}})}(V_D - V), \] (9)

where \(V_D = V_{\text{a-Si:H}} + V_{\text{a-Si}}\) is the total diffusion voltage of the heterostructure and \(V = V_{\text{a-Si:H}} + V_{\text{c-Si}}\) is the applied voltage. Using (9) for the measured \(C-V\) curve we may plot the dependence of the square of the width of the SCR on the side of the crystalline silicon on the applied voltage (see Fig. 5).

The dependence is of linear behaviour which enables us to estimate its slope
\[ S = \frac{dW_{\text{c-Si}}^2}{dV} = \frac{2\varepsilon_0^2\varepsilon_{\text{a-Si:H}}}{qN_A(N_A\varepsilon_0\varepsilon_{\text{c-Si}} + N_1\varepsilon_0\varepsilon_{\text{a-Si:H}})} \] (10)

and subsequently, after an arithmetical modification, we get the value of the density of defect states located in the middle of the forbidden gap of the intrinsic amorphous silicon, \(N_1 = 4.14 \times 10^{21}\) m\(^{-3}\). This value is in good agreement with the value for the density of "dangling bonds" defect states located in the middle of the forbidden gap for the intrinsic amorphous silicon, \(N_1 = 5 \times 10^{21}\) m\(^{-3}\) [5].

3.2 Determination of the conduction band offset at the a-Si:H(i)/c-Si(p) heterojunction

The \(C-V\) measurements enable us to estimate the value of the diffuse voltage, thanks to which one may find the band offset value of the heterojunction. In the case of the investigated samples with the a-Si:H(i)/c-Si(p) heterojunction, the value of the diffuse voltage may be determined by using Equation 9 which represents a linear equation. The intersection of linear approximation of \(W_{\text{c-Si}}^2 - V\) curve with the \(x\) axis equals to the value of the diffusion voltage. The assumption in (9) is valid only under depletion approximation, which means that presence of the free charge carriers in the SCR may be neglected. In order to improve the precision of the conduction band offset determination it is necessary to consider also the presence of the electrons at the interface of the depleted and neutral region in the crystalline silicon [8]. However, in the case of a-Si:H(i)/c-Si(p) heterostructure due to intrinsic nature of amorphous silicon, the presence of the free carriers may be neglected, and thus the Equation 9 gets the following form
\[ W_{\text{c-Si}}^2 = \left( \frac{\varepsilon_{\text{c-Si}}\varepsilon_0}{C_{\text{c-Si}}} \right)^2 = \frac{2\varepsilon_0^2\varepsilon_{\text{a-Si:H}}}{qN_A(N_A\varepsilon_0\varepsilon_{\text{c-Si}} + N_1\varepsilon_0\varepsilon_{\text{a-Si:H}})}(V_D - \frac{kT}{q} - V). \] (11)

From Fig. 5 then we will get for the diffusion voltage the value of \(qV_D = 0.13\) eV. Consequently, after considering the distance of the bottom edge of the conduction band level and the Fermi level in intrinsic amorphous silicon \(\delta_{\text{a-Si:H}} = 0.87\) eV, and the width of the forbidden gap of crystalline silicon \(E_{\text{c-Si}} = 1.12\) eV, and after substituting these values into
\[ \Delta E_C = \delta_{\text{a-Si:H}} + \delta_{\text{c-Si}} + qV_D - E_{\text{c-Si}}^0, \] (12)

we obtain the conduction band offset equal \(\Delta E_C = 0.13\) eV. This value corresponds with the observations made by Matsuura et al [9] on related a-Si:H(i)/c-Si(p) heterostructures.

When we take into account the electron affinity of crystalline silicon \(\chi_{\text{c-Si}} = 4.05\) eV, then following the relation coming out from from Anderson’s model for heterostructure
\[ \Delta E_C = \chi_{\text{c-Si}} - \chi_{\text{a-Si:H}} \] (13)

we obtain for the electron affinity of intrinsic amorphous silicon the value \(\chi_{\text{a-Si:H}} = 3.92\) eV. The measured value of the electron affinity is close to the value \(\chi_{\text{a-Si:H}} = 3.93\) eV, which was published in the work of Matsuura et al [9].

4 CONCLUSIONS

In this paper we have studied the a-Si:H(i)/c-Si(p) heterostructure with the aim to determine the band offset at the heterointerface and the defect states in the amorphous silicon layer. Due to the presence of a large concentration of defect states in a-Si:H(i), in such structures the SCR spreads also into the intrinsic amorphous silicon, which calls for analyzing the structure as a heterostructure. The intrinsic nature of the amorphous silicon, or the position of its Fermi level in the middle of the forbidden band,
keeps from creation of the inverse layer in the heterostructure and enables us to apply the $C-V$ diagnostics. Analyzing the $C-V$ curves by means of determining the width of the SCR on the side of the crystalline silicon as a function of voltage, allowed us to determine the density of states in the vicinity of the middle of the forbidden gap of the amorphous silicon as being that of $N_i = 4.14 \times 10^{21} \text{m}^{-3}$. From the intersection point of the linear approximation of the $W_{\text{Si}}^2 - V$ curve we have found out the diffusion voltage of the structure and subsequently determined the magnitude of the conduction band offset to be that of $\Delta E_C = 0.13$ eV. Taking into account the electron affinity of the crystalline silicon $\chi_{\text{c-Si}} = 4.05$ eV, we may estimate the electron affinity of the intrinsic amorphous silicon $\chi_{\text{a-Si:H}} = 3.92$ eV. The obtained values enable better modelling of the processes at the a-Si:H(n)/a-Si:H(i)/c-Si heterostructures for the solar applications.

Acknowledgements

This work was supported by the Scientific Grant Agency of the Ministry of Education of the Slovak Republic; the Slovak Academy of Sciences No. VEGA-1/0377/13 and 2/0021/12, and the APVV project No. 0450-10. The authors would like to thank Prof. Miroslav Zeman and Dr. Zhang Dong from the Delft University of Technology, Netherlands, for his helpful comments and preparation of samples with amorphous silicon.

REFERENCES


Received 14 November 2013

Miroslav Mikolášek (Ing, PhD) graduated from the Faculty of Electrical Engineering, STU Bratislava, in 1982 and his PhD in Electronics from the Slovak University of Technology in 2005. He is a scientific worker at the Institute of Electronics and Photonics. Main interests of his research include simulation and diagnostics in the field of amorphous silicon/crystalline silicon heterojunction solar cells.

Ján Jakabovič (Assoc. Prof., Ing, PhD) received his MSc and PhD degrees in electronics from Slovak University of Technology, Bratislava, in 1974 and 2005, respectively. He joined the Department of Microelectronics at the same faculty as a researcher (1976) where he has been engaged in the research of optoelectronic devices technology. Since 2010 he is Associate Professor at the Institute of Electronics and Photonics, Slovak Technical University, in Bratislava. His current research interests include simulation and diagnostics in the field of organic and inorganic semiconductor devices and technology processes for displays and low-cost logic.

Vlastimil Řeháček (MSc, PhD) received his MSc in Nuclear Chemistry from the Comenius University in Bratislava in 1982 and his PhD in Electronics from the Slovak University of Technology in 2005. He is a scientific worker at the Institute of Electronics and Photonics, FEIT STU. His current research interests include the development of voltammetric sensors, gas sensors and photolithography.

Ladislav Harmatha (Associate Prof, Ing, PhD) graduated from the Faculty of Electrical Engineering, STU Bratislava, in 1971, received his PhD degree in 1984 and was appointed Assoc. Prof. in 1996. In 1971 he joined the staff of the Department of Microelectronics, FEI STU in Bratislava as a research worker. Since 1988 he has worked as a senior scientist in the field of semiconductor defects engineering. His research is focused on defects in semiconductor structures and their characterization by means of electrical methods. He combines his teaching activities with research in the field of quantum coupled semiconductor structures and integrated circuits. Currently he works at the Institute of Electronics and Photonics FEI STU in Bratislava.

Robert Andok (Ing, Mgr, PhD) received his Ing degree from the Faculty of Electrical Engineering and Information Technology STU in 1997, and Mgr degree from the Faculty of Physics and Mathematics, Comenius University in 1999. He received his PhD degree in Microelectronics from the Slovak University of Technology in Bratislava in 2001. Since 2003 he has worked at the Institute of Informatics, Slovak Academy of Sciences in Bratislava. Main interests of his research include micro- and nanotechnology, MEMS, and electron-beam lithography.