DYNAMIC PERFORMANCE OF A BACK–TO–BACK HVDC STATION BASED ON VOLTAGE SOURCE CONVERTERS

Mohamed Khatir — Sid-Ahmed Zidi
Samir Hadjeri — Mohammed-Karim Fellah

The recent developments in semiconductors and control equipment have made the voltage source converter based high voltage direct current (VSC-HVDC) feasible. This new DC transmission is known as “HVDC Light” or “HVDC Plus by leading vendors. Due to the use of VSC technology and pulse width modulation (PWM) the VSC-HVDC has a number of potential advantages as compared with classic HVDC. In this paper, the scenario of back-to-back VSC-HVDC link connecting two adjacent asynchronous AC networks is studied. Control strategy is implemented and its dynamic performances during disturbances are investigated in MATLAB/Simulink program. The simulation results have shown good performance of the proposed system under balanced and unbalanced fault conditions.

Key words: HVDC, voltage source converter (VSC), IGBT, SPWM, control design

1 NOMENCLATURE

- \(U_L\) the sinusoidal AC voltage in the AC network
- \(U_{V(1)}\) the fundamental line to line voltage (valve side)
- \(X_L\) the leakage reactance of the transformer
- \(\delta\) phase shift between \(U_L\) and \(U_{V(1)}\)
- \(I_V\) source current
- \(L, R\) phase reactor inductance and resistance
- \(C\) DC side capacitance
- \(\omega\) source voltage angular frequency
- \(m\) modulation index
- \(P, Q\) AC active, reactive power inputs
- \(U_d, I_d, P_d\) DC side voltage, current, power
- \(\alpha, \beta\) stationary \(\alpha–\beta\) axis
- \(d, q\) synchronous \(d–q\) axis
- \(p, n\) positive, negative components
- \(^*\) reference value for controller

2 INTRODUCTION

The availability of the modern semiconductor devices such as the Insulated Gate Bipolar Transistor (IGBT) [1] has led to the development of a new generation of power electric converters. These devices, unlike the conventional thyristors which have no intrinsic turn-off ability, are of the fully controlled type. The most common converters, which employ the self commutating, high voltage, high current, and high switching frequency power electronic devices, are the Voltage Source Converters (VSC). A number of FACTS controllers which use VSC as their basic building block have been already in operation in various parts of the world. The most popular controllers are: the STATCOM, the SSSC, the UPFC, and the voltage source converter based HVDC transmission (VSC-HVDC) [2, 3].

The VSC-HVDC system is the most recent HVDC technology. It consists of two VSC, one of which operates as a rectifier and the other as an inverter. The two converters are connected either back-to-back or joined by a DC cable, depending on the application. Its main function is to transmit a constant DC power from the rectifier station to the inverter station, with high controllability. The VSC-HVDC has several main advantages against the conventional HVDC based on thyristors. They are [4, 5]:

1. Independent control of the active and reactive power output from each terminal.
2. Reduced requirements for harmonic filters.
3. Improvements of the power quality and system stability.
4. Elimination of the requirement for a local power generation.

These features make the VSC-HVDC attractive for connection of weak AC system, island networks, and renewable energy sources, which may be located in remote area, to a main grid.

This paper presents the elements of back-to-back VSC-HVDC where the converter stations are located at the same site and transmission line or cable is not needed. The paper wills first give a brief description about the VSC-HVDC transmission system and its terminal control functions. Following that, typical operating contingency scenarios are simulated in order to evaluate transient performance. The simulation results confirm that the control strategy has fast response and strong stability.

* Electrical Engineering Department Intelligent Control & Electrical Power Systems Laboratory (ICEPS) Djillali Liabes University, Sidi Bel-Abbes, 22000, Algeria, med.khatir@yahoo.fr, sbzidi@yahoo.fr, shadjeri2@yahoo.fr, mkfellah@yahoo.fr

ISSN 1335-3632 © 2010 FEI STU
3 PRINCIPLE OF VSC OPERATION

The fundamentals of VSC transmission operation may be explained by considering each terminal as a voltage source connected to the AC transmission network via a three-phase reactor. The two terminals are interconnected either back-to-back or through a DC link, as schematically shown in Fig. 1.

\[ U_V = \frac{1}{2} U_m \sin(\omega t + \delta) + \text{harmonic_terms}. \]  

Variables \( m \) and \( \delta \) can be adjusted independently by the VSC controller to give any combination of voltage magnitude and phase shift in relation to the fundamental frequency voltage in the AC system. As a result, the voltage drop (\( \Delta V \) shown in Fig. 1) across the reactor \( (X_L \text{ shown in Fig. 1}) \) can be varied to control the active and reactive power flows.

The active power flow between the converter and the network can be controlled by changing the phase angle \( (\delta) \) between the fundamental frequency voltage generated by the converter \( (U_{V(1)}) \) and the voltage \( (U_L) \) on the bus. The power is calculated according to equation (2) assuming a lossless reactor \( (X_L) \).

\[ P = \frac{U_L U_{V(1)}}{X_L} \sin \delta. \]  

The reactive power flow is determined by the amplitude of \( U_{V(1)} \) which is controlled by the width of the pulses from the converter bridge. The reactive power is calculated according to equation (3). The maximum fundamental voltage out from the converter depends on the DC voltage.

\[ Q = \frac{U_L(U_L - U_{V(1)} \cos \delta)}{X_L}. \]  

4 SYSTEM UNDER STUDY

A 200 MW (±100 kV DC) asynchronous interconnection is used to transmit power from a 230 kV, 2000 MVA, 60 Hz network having a SCR of 10 to 230 kV, 1000 MVA, 50 Hz network having a SCR of 5. As shown in Fig. 2, it consists of DC capacitors, two converters, passive highpass filters, phase reactors, and transformers.

4.1 The AC systems

The AC networks, both at the rectifier and inverter end, are modeled as infinite sources separated from their respective commutating buses by system impedances. The impedances are represented as L–R/L networks having the same damping at the fundamental and the third harmonic frequencies. The impedance angles of the receiving end and the sending end systems are selected to be 80 degrees. This is likely to be more representative in the case of resonance at low frequencies [6].

4.2 The Converters

The converters are VSC employing IGBT power semiconductors, one operating as a rectifier and the other as an inverter. The rectifier and the inverter are three-level Neutral Point Clamped (NPC) VSC converters using close IGBT/Diodes. The two converters are connected either back-to-back connection (no DC cable).

4.3 The transformers and phase reactors

A 200 MVA converter transformer \( (Y_0/\Delta) \) is used to permit the optimal voltage transformation. The 0.15 pu phase reactor with the 0.15 pu transformer leakage reactance permits the VSC output voltage to shift in phase and amplitude with respect to the AC system Point of Common Coupling (PCC) and allows control of converter active and reactive power output. The tap position is rather at a fixed position determined by a multiplication factor applied to the primary nominal voltage of the converter transformers. The multiplication factors are chosen to have a modulation index around 0.85 (transformer ratios of 0.915 on the rectifier side and 1.015 on the inverter side).

4.4 AC filters

To meet AC system harmonic specifications, AC filters form an essential part of the scheme. They can be connected as shunt elements on the AC system side or the converter side of the converter transformer. Since there are only high frequency harmonics, shunt filtering is therefore relatively small compared to the converter rating. The 40 Mvar shunt AC filters are 27th and 54th high-pass tuned around the two dominating harmonics.

4.5 DC capacitors

On the DC side there are two capacitor stacks of the same size \( (70 \mu F) \). The objective for the DC capacitor is primarily to provide a low inductive path for the turned-off current and energy storage to be able to control the
Fig. 2. Asynchronous back to back HVDC link

Fig. 3. Asynchronous back to back HVDC link

power flow. The capacitor also reduces the voltage ripple on the DC side.

5 CONTROL STRATEGY

For the convenience of the analysis, we have the following assumption: the station 1 controls both the active and reactive power exchanges between the AC system and DC link. The station 2 has the DC voltage and the reactive power as its control goals [7]. Figure 3 shows an overview diagram of the VSC control system and its interface with the main circuit. The converter 1 and converter 2 controller designs are identical. The two controllers are independent with no communication between them.

5.1 Phase locked loop

The phase locked loop (PLL) is used to synchronise the converter control with the line voltage and also to compute the transformation angle used in the \( d-q \) transformation. The PLL block measures the system frequency and provides the phase synchronous angle \( \Theta \) for the \( d-q \) transformations block. In steady state, \( \sin(\Theta) \) is in phase with the fundamental (positive sequence) of the \( \alpha \) component and phase A of the point of common coupling voltage \( (U_{abc}) \).

5.2 Outer active and reactive power and DC voltage loop

The active power (at station 1) or the DC voltage (at station 2) is controlled by the control of \( \delta \) and the reactive power is controlled by the control of the modulation index \( (m) \). The instantaneous active and reactive power of the inverter on the valve side can be expressed in terms of the \( dq \) component of the current and the voltage on the valve side as follows

\[
p = \frac{3}{2} \text{Re} \left( \pi \frac{3}{2} \frac{u_L}{i_{dq}} \right) = \frac{3}{2} \left( u_{Ld} i_{vd} + u_{Lq} i_{vq} \right), \tag{4}
\]

\[
p = \frac{3}{2} \text{Im} \left( \pi \frac{3}{2} \frac{u_L}{i_{dq}} \right) = \frac{3}{2} \left( -u_{Ld} i_{vq} + u_{Lq} i_{vd} \right). \tag{5}
\]

If the reference of the \( dq \)-frame is selected such that the quadrature component of the voltage is being very small and negligible \( (u_{Lq} \approx 0) \) then the equations (4) and (5) indicate that the active and the reactive power are proportional to the \( d \) and \( q \) component of the current respectively. Accordingly, it is possible to control the active power (or the DC voltage) and the reactive power (or the AC bus voltage) by control of the current components \( i_{vd} \) and \( i_{vq} \) respectively. The active and reactive power and voltage loop (shown in Fig. 4) contains the outer loop regulators that calculate the reference value of the converter current vector \( (I_{dq}^*) \) which is the input to the inner current loop.

Fig. 4. Outer active and reactive power and DC voltage loop
5.3 Inner current loop

For each of the phases we can write (Fig. 2)

\[ U_L - u_v = L \frac{di_v}{dt} + R i_v. \]  

During unbalanced operation [8] the expression for the voltage drop over the reactor \((R, L)\) holds for positive as well as for negative-sequence voltages and currents. The voltages drops are described by the differential equation

\[
\begin{bmatrix}
\frac{d}{dt} [i_{\alpha X}] \\
\frac{d}{dt} [i_{\beta X}] \\
\frac{d}{dt} [i_{c X}]
\end{bmatrix} =
\begin{bmatrix}
-\frac{R}{T} & 0 & 0 \\
0 & -\frac{R}{T} & 0 \\
0 & 0 & -\frac{\omega}{T}
\end{bmatrix}
\begin{bmatrix}
i_{\alpha X} \\
i_{\beta X} \\
i_{c X}
\end{bmatrix} -
\begin{bmatrix}
\frac{1}{T} & 0 & 0 \\
0 & \frac{1}{T} & 0 \\
0 & 0 & \frac{1}{T}
\end{bmatrix}
\begin{bmatrix}
u_{\alpha X} \\
u_{\beta X} \\
u_{c X}
\end{bmatrix}
\]  

Where \(X = (p)\) for positive sequence and \((n)\) for negative sequence. Equation (7) can be transformed to the \(\alpha \beta\)-frame. This gives for the voltages and currents:

\[
\begin{bmatrix}
\frac{d}{dt} [i_{\alpha X}] \\
\frac{d}{dt} [i_{\beta X}] \\
\frac{d}{dt} [i_{c X}]
\end{bmatrix} =
\begin{bmatrix}
-\frac{R}{T} & 0 & 0 \\
0 & -\frac{R}{T} & 0 \\
0 & 0 & -\frac{\omega}{T}
\end{bmatrix}
\begin{bmatrix}
i_{\alpha X} \\
i_{\beta X} \\
i_{c X}
\end{bmatrix} -
\begin{bmatrix}
\frac{1}{T} & 0 & 0 \\
0 & \frac{1}{T} & 0 \\
0 & 0 & \frac{1}{T}
\end{bmatrix}
\begin{bmatrix}
u_{\alpha X} \\
u_{\beta X} \\
u_{c X}
\end{bmatrix}
\]  

Equation (8) can be further transfered into the rotating dq-frame:

\[
\begin{bmatrix}
\frac{d}{dt} [i_{\alpha p}] \\
\frac{d}{dt} [i_{\alpha q}]
\end{bmatrix} =
\begin{bmatrix}
-\frac{R}{T} & \omega \\
\omega & -\frac{R}{T}
\end{bmatrix}
\begin{bmatrix}
i_{\alpha p} \\
i_{\alpha q}
\end{bmatrix} -
\begin{bmatrix}
\frac{1}{T} & 0 \\
0 & \frac{1}{T}
\end{bmatrix}
\begin{bmatrix}
u_{\alpha p} \\
u_{\alpha q}
\end{bmatrix}
\]  

and

\[
\frac{d}{dt} [i_{\alpha n}] =
\begin{bmatrix}
-\frac{R}{T} & \omega \\
\omega & -\frac{R}{T}
\end{bmatrix}
\begin{bmatrix}
i_{\alpha n} \\
i_{\alpha q}
\end{bmatrix} -
\begin{bmatrix}
\frac{1}{T} & 0 \\
0 & \frac{1}{T}
\end{bmatrix}
\begin{bmatrix}
u_{\alpha p} \\
u_{\alpha q}
\end{bmatrix}
\]

The mean voltages over the sample period \(k\) to \((k + 1)\) \(T_s\) are derived by integrating (11), (12), (13) and (14) from \(k T_s\) to \((k + 1)T_s\) and dividing by \(T_s\) (where \(T_s\) is the sampling time).

\[
\overline{u}_{vpd} = \overline{u}_{Ldp} - \frac{R}{T_s} i_{vpd} + \omega L \overline{i}_{vqp} - \frac{L}{T_s} \frac{d}{dt} i_{vpd},
\]

\[
\overline{u}_{vqp} = \overline{u}_{Lqp} - \frac{R}{T_s} i_{vqp} - \omega L \overline{i}_{vqp} - \frac{L}{T_s} \frac{d}{dt} i_{vqp},
\]

and

\[
\overline{u}_{vdn} = \overline{u}_{Ldn} - \frac{R}{T_s} i_{vdn} - \omega L \overline{i}_{vqn} - \frac{L}{T_s} \frac{d}{dt} i_{vdn},
\]

\[
\overline{u}_{vqn} = \overline{u}_{Lqn} - \frac{R}{T_s} i_{vqn} - \omega L \overline{i}_{vqn} - \frac{L}{T_s} \frac{d}{dt} i_{vqn}.
\]

By assuming linear current and constant network voltage (the network voltage varies very little during a switching time period) during one sample period \(T_s\) we obtain from (15) through (18):

\[
u_{vpd}(k + 1) = u_{Ldp}(k) - \frac{R}{2} i_{vdn}(k + 1) + i_{vdp}(k)\]

\[
\omega L \overline{i}_{vqp} - \frac{L}{T_s} \frac{d}{dt} i_{vpd},
\]

\[
u_{vqp}(k + 1) = u_{Lqp}(k) - \frac{R}{2} i_{vqn}(k + 1) + i_{vqp}(k)\]

\[
\omega L \overline{i}_{vvn} - \frac{L}{T_s} \frac{d}{dt} i_{vqp},
\]

\[
u_{vdn}(k + 1) = u_{Ldn}(k) - \frac{R}{2} i_{vdn}(k + 1) + i_{vdn}(k)\]

\[
\omega L \overline{i}_{vqn} - \frac{L}{T_s} \frac{d}{dt} i_{vdn},
\]

\[
u_{vqn}(k + 1) = u_{Lqn}(k) - \frac{R}{2} i_{vqn}(k + 1) + i_{vqn}(k)\]

\[
\omega L \overline{i}_{vqp} - \frac{L}{T_s} \frac{d}{dt} i_{vqn}.
\]
the voltages and currents at time (\(k + 1\)) are thus equal to the reference values at time step (\(k\)).

\[
\begin{align*}
    u_{vqp}(k + 1) &= u_{Lqp}(k) - R \frac{I}{2} \{i_{vdp}(k + 1) + i_{vdn}(k)\} \\
    &\quad - \frac{\omega}{2} \{i_{vdp}(k + 1) + i_{vdn}(k)\} \\
    &\quad - \frac{L}{T_s} \{i_{vqp}(k + 1) - i_{vqp}(k)\}, \quad (20)
\end{align*}
\]

\[
\begin{align*}
    u_{vdn}(k + 1) &= u_{Ldn}(k) - R \frac{I}{2} \{i_{vdp}(k + 1) + i_{vdn}(k)\} \\
    &\quad - \frac{\omega}{2} \{i_{vdp}(k + 1) + i_{vdn}(k)\} \\
    &\quad - \frac{L}{T_s} \{i_{vdn}(k + 1) - i_{vdn}(k)\}, \quad (21)
\end{align*}
\]

\[
\begin{align*}
    u_{vqn}(k + 1) &= u_{Lqn}(k) - R \frac{I}{2} \{i_{vdp}(k + 1) + i_{vdn}(k)\} \\
    &\quad - \frac{\omega}{2} \{i_{vdp}(k + 1) + i_{vdn}(k)\} \\
    &\quad - \frac{L}{T_s} \{i_{vqn}(k + 1) - i_{vqn}(k)\}, \quad (22)
\end{align*}
\]

The control is based on (19), (20), (21) and (22), where the voltages and currents at time (\(k + 1\)) are thus equal to the reference values at time step (\(k\)).

5.4 DC voltage balance control

The difference between the DC side voltages (positive and negative) are controlled to keep the DC side of the three level bridge balanced (ie, equal pole voltages) in steady-state. Small deviations between the pole voltages may occur at changes of active/reactive converter current or due to nonlinearity on lack of precision in the execution of the pulse width modulated bridge voltage. Furthermore, deviations between the pole voltages may be due to inherent unbalance in the circuit components impedance. The DC midpoint current \(I_{d0}\) determines the difference \(U_{d0}\) between the upper and lower DC voltages (Fig. 6).

The DC midpoint current determines the difference between the upper and lower DC voltages, ie

\[
I_{d0} = -(I_{d1} + I_{d2}) = -2C \frac{d}{dt}(U_{d1} - U_{d2}) = -2C \frac{d}{dt}U_{d0}. \quad (23)
\]

By changing the conduction time of the switches in a pole it is possible to change the average of the DC midpoint current \(I_{d0}\) and thereby control the difference voltage \(U_{d0}\). For example, a positive difference \((U_{d0} \geq 0)\) can be decreased to zero if the amplitude of the reference voltage which generates a positive midpoint current is increased at the same time as the amplitude of the reference voltage which generates a negative DC midpoint current is decreased. This is done by the addition of an offset component to the sinusoidal reference voltage. Consequently, the bridge voltage becomes distorted, and to limit the distortion effect, the control has to be slow. Finally, for better performance this function should be activated in the station controlling the DC voltage.

6 SIMULATIONS RESULTS

The dynamic performance of the transmission system is verified by simulating the frequency response of the two AC systems and the following types of disturbances:

1. Steps on the regulators references,
2. Recovery from severe perturbations in the AC system.

6.1 Frequency response of the AC systems

Figure 7 demonstrates the magnitude, seen from the busbar where the filter is connected, of the combined filter and AC network impedance as a function of frequency. Notice the two minimum impedances on the \(Z\) magnitudes of the AC systems, these series resonances are created by the \(27\)th and \(54\)th harmonic filters. They occur at 1620 Hz and 3240 Hz on the 60 Hz system (1350 Hz and 2700 Hz on the 50 Hz). The low principal natural frequency, coinciding whit the parallel resonance at 262 Hz on the rectifier side and 202 Hz on the inverter side, is a determining factor in the development of overvoltages and interaction with the DC system.
6.2 Step responses

In order to test the dynamic responses of the VSC-HVDC regulators, three test cases have been studied:
- At $t = 1.3$ s the reference active power of converter 1 ($P_{1}^*$) is changed from $-0.5$ pu to $+0.5$ pu, and at $t = 2.5$ s from $+0.5$ pu to $+1.0$ pu
- From $t = 2.0$ s to $t = 2.7$ s the reference reactive power of converter 1 ($Q_{1}^*$) is changed from $0.0$ pu to $-0.4$ pu.
- At $t = 3.0$ s the reference DC voltage of converter 2 is changed from $+1.0$ pu to $+0.095$ pu.

First the converter 1 active power reference value is changed from $-0.5$ pu to $+0.5$ pu and then set to $1.0$ pu at $t = 2.5$ s. As can be seen from Fig. 8 the active power can track the reference of the active power.

The transferred active powers at both sides change the direction which causes transients on the DC voltage then returns to the reference value due to the DC voltage controller. The AC voltages at the filter bus ($U_{L1}$ and $U_{L2}$), can be kept constant except for some transients that occur when both the step changes are applied. The active power flow is adjusted to the new setting within 30 ms. At $t = 2.0$ s the reactive power step change is applied, this step change cause transients on the DC voltage, but, as expected, the step change of the active power causes a much higher transient than that with the change in reactive power. At $t = 2.5$ s the active power change to $1$ pu, and later another step is also applied on the reference DC voltage of the inverter at $t = 3.0$ s. The reactive power and the DC voltage can track the references of the reactive power and the DC voltage. The active and reactive power responses are decoupled by the control design.

6.3 AC side perturbations

A remote three phase to ground fault was first applied at $t = 1.5$ s during 0.12 s (5 cycles on 60 Hz system) at
station 1. A second perturbation follows. A single phase to ground fault was applied at \( t = 1.8 \) s during 0.10 s (5 cycles on 50 Hz system) at station 2 in order to investigate the behavior of VSC-HVDC during unbalanced faults. Then, a three-phase to ground fault is applied at station 2 at \( t = 2.1 \) s and is cleared at 5 cycles after the fault, i.e., at \( t = 2.2 \) s. Figure 9 presents the simulations results. From the simulation, it can be noted that during the two first faults (\( t = 1.5 \) s at station 1 and \( t = 1.8 \) s at station 2), the active power flow is 1.0 pu, transmitted from converter 1 to converter 2, and is kept constant during the fault. The DC voltage drops and it contains an oscillation during the faults.

Consequently the transferred DC power contains also the oscillation. During these two faults the transmitted power can be kept constant except a small oscillation during the fault. All oscillations in voltages and currents at both systems, means that the phase voltages and currents at both systems are unbalanced. During the severe three-phase fault at station 2 at \( t = 2.1 \) s, the AC voltage at station 2 side is decreased to 0.1 pu during the fault and recovers fast and successfully to 1.0 pu voltage after clearing the fault. The transmitted power flow is reduced to very low value during the fault and recovers to 1.0 pu after the fault. The DC voltage, which can be controlled to 1.0 pu during the fault, has some oscillations at the beginning of the fault and at clearing the fault, and its maximum transient value is about 1.2 pu. On the other hand, the phase currents at station 1 side decrease to low values to reduce the power flow.
6 CONCLUSION

In this paper, we have presented the steady-state and dynamic performances of an asynchronous back-to-back HVDC link based on voltage source converters, during step changes of the active and reactive powers, balanced and unbalanced faults. In all cases the proposed control strategy has been shown to provide fast and satisfactory dynamic responses of the proposed system. Besides controlling the through power flow, it can supply reactive power and provide independent dynamic voltage control at its two terminals. The two converters can be paralleled to double the reactive power capability supplied to one side or the other. Higher voltage designs can be used with transmission lines or cables to form point-to-point or multi-terminal transmission links. More sophisticated controls can be used to provide additional network benefits. From the simulation, it can be obtained that the VSC-HVDC can fulfil fast and bi-directional power transfers. It can be obtained also that during a single-phase fault the transmitted power can be kept constant except a small oscillation during the fault. However, during a three-phase fault; the decreased voltage at the converter terminals strongly reduces the power flow by the DC link. When the fault is cleared, normal operation is recovered fast.

APPENDIX

Data for the system model

Station 1:
The AC system 1 representing a strong system (2000 MVA, SCR = 10), consists of one source with an equivalent impedance of: \( R = 13.79 \Omega, L_1 = 31.02 \text{ mH}, L_2 = 62.23 \text{ mH}. \)

Station 2:
The AC system 2 representing a strong system (1000 MVA, SCR = 5), consists of one source with an equivalent impedance of: \( R = 27.58 \Omega, L_1 = 62.04 \text{ mH}, L_2 = 124.46 \text{ mH}. \)

REFERENCES


Received 23 April 2009

Khatir Mohamed was born in Ain Temouchent, Algeria, in 1977. He received the Eng. degree in electro technical engineering, and the Master degree from the Djillali Liabes University of Sidi Bel-Abbes (Algeria), in 2002 and 2006 respectively. He is now a PhD Candidate in the Electrical Engineering Department of Djillali Liabes University. His main field of interest includes HVDC and FACTS.

Zidi Sid-Ahmed was born in Sidi Bel Abbes, Algeria. He received the diploma of Electro technical Engineering degree from the university of Science and Technology of Oran, Algeria, the Master degree from the University of Djillali Liabes of Sidi Bel-Abbes, Algeria in 1994, the PhD degree from the University of Sidi Bel Abbes, Algeria, in 2005. He is currently interested in the HVDC link, FACTS and transient in power systems.

Hadjeri Samir received the Master degree in Electrical Engineering from the University of Laval, Quebec, Canada, in 1990, the PhD degree from the University of Sidi Bel-Abbes, Algeria, in 2003. Since 1991 he has been a teaching member at the Department of Electrical Engineering of Djillali Liabes University. His research is focused on HVDC, FACTS and power system analysis.

Fellah Mohammed-Karim was born in Oran, Algeria, in 1963. He received the Eng. degree in Electrical Engineering from the University of Sciences and Technology, Oran, Algeria, in 1986, and the PhD degree from the National Polytechnic Institute of Lorraine (Nancy, France) in 1991. Since 1992, he has been Professor at the University of Sidi Bel Abbes (Algeria) and Director of the Intelligent Control and Electrical Power Systems Laboratory at this University. His current research interest includes power electronics, HVDC links, and drives.