advanced
Journal Information
Journal Information
   Description
   Editorial Board
   Guide for Authors
   Ordering

Contents Services
Contents Services
   Regular Issues
   Special Issues
   Authors Index

Links
Links
   FEI STU Bratislava
   SAS Bratislava

   Feedback

[05-06, 2001] 

Journal of Electrical Engineering, Vol 52, 05-06 (2001) 171-176

DESIGN OF A RISC MICROCONTROLLER CORE IN 48 HOURS

Daniel Šulík - Milan Vasilko- Daniela Ďuračková - Peter Fuchs

   In this paper we present a design case study using Handel-C - a recently developed programming language for compilation of high-level programs directly into FPGA hardware. The design is an 8-bit RISC microcontroller core with 33 instructions, prescaler and a programmable timer. Handel-C was used throughout the entire design and debugging flow. The RISC microcontroller design was implemented on the XESS XS40 FPGA board with Xilinx XC4010XL FPGA. The overall design, including debugging, testing and the FPGA implementation was completed in less than 48 man-hours.

Keywords: Handel-C, RISC architecture, design methodology, FPGA, design flow


[full-paper]


© 1997-2019  FEI STU Bratislava