advanced
Journal Information
Journal Information
   Description
   Editorial Board
   Guide for Authors
   Ordering

Contents Services
Contents Services
   Regular Issues
   Special Issues
   Authors Index

Links
Links
   FEI STU Bratislava
   SAS Bratislava

   Feedback

[4, 2012] 

Journal of Electrical Engineering, Vol 63, 4 (2012) 266-269; DOI: 10.2478/v10187-012-0038-2

}ONE WAY OF OUTPUT VOLTAGE HOLD CIRCUIT IMPROVEMENT AT LOW RESISTANCE COMPARATOR

Radijle RadetiŠ – Dragan R. MilivojeviŠ – Marijana Pavlov – Darko BrodiŠ

   The article presents a way of improvement the important performances of an electronic low resistance comparator. The practical usage of a realized instrument prototype shows some disadvantages: the time until the result appears at the display is to long (the stationary state establishing sequence should be shorter) because of the negative influence of parasitic voltages. Modification of output voltage hold circuit gives quite convenient instrument response time. The parasitic voltage disturbance is decreased to acceptable value, even though the comparator is modified for multirange measurement. The paper describes some details of a solution and its conformation in practical usage.

Keywords: low resistance comparator, output voltage hold circuit, establishing sequence


[full-paper]


© 1997-2022  FEI STU Bratislava