advanced
Journal Information
Journal Information
   Description
   Editorial Board
   Guide for Authors
   Ordering

Contents Services
Contents Services
   Regular Issues
   Special Issues
   Authors Index

Links
Links
   FEI STU Bratislava
   SAS Bratislava

   Feedback

[3, 2017] 

Journal of Electrical Engineering, Vol 68, 3 (2017) 180-187 DOI: 10.1515/jee-2017-0026

Current mode pulse width modulation/pulse position modulation based on phase lock loop

Pichet Wisartpong – Vorapong Silaphan – Sunee Kurutach – Paramote Wardkein

   In this paper, the fully integrated CMOS current mode PLL with current input injects at the place of input or output of the loop filter without summing amplifier circuit. It functions as PPM and PWM circuit is present. In addition, its frequency response is an analysis which electronic tuning BPF and LPF are obtained. The proposed circuit has been designed with 0.18 mm CMOS technology. The simulation results of this circuit can be operated at 2.5 V supply voltage, at center frequency 100 MHz. The linear range of input current can be adjusted from 43 μA to 109 μA, and the corresponding duty cycle of pulse width output is from 93 % to 16 % and the normalized pulse position is from 0.93 to 0.16. The power dissipation of this circuit is 4.68 mW with the total chip area is 28 μm x 60 μm.

Keywords: pulse width modulation, pulse position modulation, phase lock loop, current mode


[full-paper]


© 1997-2019  FEI STU Bratislava